close By using this website, you agree to the use of cookies. Detailed information on the use of cookies on this website can be obtained on OneSpin's Privacy Policy. At this point you may also object to the use of cookies and adjust the browser settings accordingly.

Formal Verification of RISC-V Cores

Salaheddin Hetalani, OneSpin Solutions

Salaheddin Hetalani, field application engineer, talks about formal verification of RISC-V cores at Embedded World 2020 in Nuremberg, Germany.

Get the flyer about the OneSpin® 360 DV RISC-V Verification App

Sign up to access the OneSpin 360 DV RISC-V Verification App datasheet

Please sign-up to watch the video