close
By using this website, you agree to the use of cookies. Detailed information on the use of cookies on this website can be obtained on OneSpin's Privacy Policy. At this point you may also object to the use of cookies and adjust the browser settings accordingly.
Completeness of ISA Specification Ensures Absence of Functional Errors, Hardware Trojans, Security Vulnerabilities
MUNICH, Germany and SAN JOSE, Calif. -- Feb. 21, 2019 --OneSpin® Solutions, provider of innovative verification solutions for highly reliable, digital integrated circuits (ICs), today unleashed its RISC-V Integrity Verification Solution for development and assessment of RISC-V cores, leveraging its advanced formal verification expertise for automotive and other high-integrity processor applications.
The RISC-V Integrity Verification Solution, based on the RISC-V instruction set architecture (ISA) formalized in a set of SystemVerilog Assertions (SVA), is delivered as a series…
Enables Top-Level Formal Connectivity Verification for Multi-Billion Gate SoCs
MUNICH and SAN JOSE, CALIF. –– January 31, 2019 –– OneSpin® Solutions, provider of innovative formal verification solutions for highly reliable, digital integrated circuits (ICs), today unveiled the latest entry in its app library –– the OneSpin 360 DV Connectivity XL™ App –– extending the benefits of formal connectivity checking to 7nm, multi-billion gate system-on-chip (SoC) designs.
The Connectivity XL App has orders of magnitude higher capacity and faster runtime compared to traditional formal connectivity checking, verifying chips with more than one-million connections, 60-million module instances and…
Offers Exhaustive Coverage of Floating-Point Arithmetic Operations Compliant with IEEE 754 Standard
MUNICH, Germany and SAN JOSE, Calif. -- Nov. 27, 2018 --OneSpin® Solutions today launched OneSpin 360 DV Floating Point Unit (FPU) App, an application add-on to the OneSpin 360 DV Property Checker™ for the formal verification of floating-point hardware compliant with the IEEE 754 standard.
The new app offers exhaustive coverage to uncover deep, corner-case bugs in IEEE 754 implementations and includes a reliable model of floating-point arithmetic operations optimized for formal analysis, increasing development speed and quality of IEEE 754 FPUs. It verifies that results of arithmetic…
DVClub Europe: Automotive Safety and ISO 26262 will include a talk by Sergio Marchese, OneSpin’s technical marketing manager, titled “Hardware Safety Metrics for ISO 26262 Compliance.” The event will be held Tuesday, November 27, in Bristol and…
Enables Integration of Formal Results, Coverage with any Simulator or Verification Planning Tool
MUNICH, Germany and SAN JOSE, Calif. -- October 23, 2018 --OneSpin® Solutions today announced PortableCoverage™, the first formal verification solution to integrate with all major simulators, coverage databases and viewers, and chip design verification planning tools, enabling users to choose the vendor or multiple vendors of their choice.
“Simulation and formal verification are essential to our chip design verification strategy,” says Thomas Klotz, verification expert at Bosch Sensortec. “We need to continually assess overall verification progress in order to determine next steps and measure…
OneSpin 360 EC-FPGA, EC-RTL Tools and Qualification Kit Accelerate Verification, Certification of Hitachi Products, Processes
MUNICH and SAN JOSE, CALIF. –– August 29, 2018 ––OneSpin® Solutions today confirmed Hitachi, Ltd. (TSE: 6501, "Hitachi") used its OneSpin 360 EC product family to verify vCOSS S-zero®, a functional safety controller for industrial facilities.
Additionally, OneSpin 360 EC products, including EC-FPGA™ and EC-RTL, helped Hitachi certify its measures for fault avoidance at the highest Safety Integrity Level 4 (SIL 4) according to the IEC 61508 standard.
“We achieved IEC 61508 SIL 4 for the fault avoidance measures during development of the functional safety controller…
Functional Safety Flow Enables Kalray’s Massively Parallel Processor Arrays to Be Used in Autonomous Vehicles
MUNICH and SAN JOSE, CALIF. – June 25, 2018 –OneSpin® Solutions announced today successful completion of the first phase of an effort to deploy at Kalray a rigorous, automated flow for the analysis of hardware architectural metrics required by the ISO 26262 automotive electronics standard.
Kalray designs and markets a new generation of “intelligent” processors that have the capability to analyze on the fly and in an intelligent manner a large flow of information, and to react and make decisions in real time.
Users Deploy EC-FPGA Formal Sequential Equivalence Checking into Aviation Electronic Systems with Support for Certification Processes
MUNICH and SAN JOSE, CALIF. – June 20, 2018 –OneSpin® Solutions, provider of innovative formal verification solutions for highly reliable, digital integrated circuits (ICs), today rolled out OneSpin 360 equivalence checking (EC)-field programmable gate array (FPGA)™ Tool Qualification Kit to support the DO-254 standard.
“OneSpin’s EC-FPGA exhaustively verifies highly optimized FPGAs for aviation, aerospace, autonomous vehicles, nuclear power plants, railways and medical devices, eliminating systematic errors introduced during implementation,” says Dr. Raik…
Partnership Ensures Broad Range of Service Expertise to Meet Variety of Formal Verification Needs
MUNICH and SAN JOSE, CALIF. – June 14, 2018 –OneSpin® Solutions, provider of innovative formal verification solutions for highly reliable, digital integrated circuits (ICs), today named formal verification training, consulting and services company Axiomise and Truechip, a leading provider of verification IP (VIP) products and services, to its Spinnaker™ Certified Service Partners Program.
With a focus on leading-edge products and technology, the Spinnaker Program ensures a broad range of service expertise to meet a variety of verification needs. Under terms of the program, Axiomise and…
DAC’s Hottest Social Event to be Held at Golden Gate Tap Room
MUNICH and SAN JOSE, CALIF. – June 6, 2018 –OneSpin® Solutions, provider of innovative formal verification solutions for highly reliable, digital integrated circuits (ICs), will host the second annual “Verified,” a celebration of the verification ecosystem Monday, June 25, during the Design Automation Conference (DAC).
Verified will be held at the Golden Gate Tap Room, second floor, 449 Powell Street in San Francisco from 8 p.m. until midnight, and will feature live music and dancing, vintage arcade and table games, snacks and drinks.
The invitation-only event brings together the verification community for networking and fun…