close By using this website, you agree to the use of cookies. Detailed information on the use of cookies on this website can be obtained on OneSpin's Privacy Policy. At this point you may also object to the use of cookies and adjust the browser settings accordingly.

RISC-V Design Requirements

By: Rob van Blommestein

To increase understanding of how verification and the associated tools and techniques should be applied to achieve complete verification, OneSpin's Rob van Blommestein offers some advice:

It is safe to say that RISC-V is enjoying a surge in popularity among the design community. Not only does the open source nature make it a cost-effective alternative to Cisc, but the instruction set architecture (ISA) is designed for flexibility. 

[..] 

I have added a custom instruction. Do I need to re-verify the entire Risc-V core? 

When anything is done to modify the custom instruction, it means the functionality has been added or changed. To ensure that the design operates as intended and does not do anything unintended, a full re-verification is strongly recommended. 

Back

Related Files