close By using this website, you agree to the use of cookies. Detailed information on the use of cookies on this website can be obtained on OneSpin's Privacy Policy. At this point you may also object to the use of cookies and adjust the browser settings accordingly.

embedded world 2020

Nuremberg, Germany | February 25 - 27, 2020

embedded world 2020 logo

The embedded world Exhibition & Conference is the world's leading meeting place for the embedded community. OneSpin will co-exhibit at booth 4-560 in partnership with eVision Systems, so please stop by the booth and have a chat with us! Additionally, we will be represented in the RISC-V Foundation pod (3A-536) where you can discover our RISC-V verification solutions.

TUESDAY February 25, 03:00 PM - 03:30 PM

Verification of RISC-V SoC Designs Using Formal Methods

Sven Beyer, OneSpin Solutions   

Verification of system-on-chip (SoC) designs containing RISC-V processor cores is challenging. The cores can come from many sources, so they must be vetted for compliance to the instruction set architecture (ISA) specification. Beyond the ISA, optional features, custom extensions, and microarchitectural implementation must also be verified. The SoC team must guarantee proper integration of the cores and the entire chip must be screened for design issues that could hinder proper operation. Further, both cores and SoC must be checked thoroughly to ensure that no hardware Trojans or security risks are present. Only formal methods can provide full proofs for all these verification tasks and build confidence in the integrity of the design. This paper describes a formal-based methodology to meet these challenges, summarizes previous work on multiple RISC-V cores and SoCs, and presents previously unpublished results.


Related Links